

PCTWORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 5 : H01L 21/268	A1	(11) International Publication Number: WO 93/17452 (43) International Publication Date: 2 September 1993 (02.09.93)
(21) International Application Number: PCT/US92/01337 (22) International Filing Date: 28 February 1992 (28.02.92) (71) Applicant: LASA INDUSTRIES, INC. [US/US]; 505 Lincoln Avenue, San Jose, CA 95126 (US). (72) Inventors: DOOLEY, Daniel, J. ; 21193 Deepwell Court, Saratoga, CA 95070 (US). ELSEA, Arthur, R. Jr. ; 2094 Arbutus Court, Fremont, CA 94539 (US). (74) Agents: LAZAR, Dale, S. et al.; Cushman, Darby & Cushman, Ninth Floor, 1100 New York Avenue, N.W., Washington, DC 20005-3918 (US). (81) Designated States: CA, JP, KR, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IT, LU, MC, NL, SE).		Published <i>With international search report.</i>
(54) Title: LASER GENERATED I.C. MASK <div data-bbox="406 1176 1396 1617"></div> (57) Abstract An improved method of making masks includes forming a layer of amorphous silicon (12) of about 2,000 angstroms on a transparent substrate (10). A laser beam (20) traverses the amorphous silicon to form a pattern of crystallized silicon (14). The n-crystallized silicon is etched leaving a patterned substrate. The patterned substrate is used as a mark for exposing photoresist on semiconductor elements.		

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	FR	France	MR	Mauritania
AU	Australia	GA	Gabon	MW	Malawi
BB	Barbados	GB	United Kingdom	NL	Netherlands
BE	Belgium	GN	Guinea	NO	Norway
BF	Burkina Faso	GR	Greece	NZ	New Zealand
BG	Bulgaria	HU	Hungary	PL	Poland
BJ	Benin	IE	Ireland	PT	Portugal
BR	Brazil	IT	Italy	RO	Romania
CA	Canada	JP	Japan	RU	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic of Korea	SD	Sudan
CG	Congo	KR	Republic of Korea	SE	Sweden
CH	Switzerland	KZ	Kazakhstan	SK	Slovak Republic
CI	Côte d'Ivoire	LI	Liechtenstein	SN	Senegal
CM	Cameroon	LK	Sri Lanka	SU	Soviet Union
CS	Czechoslovakia	LU	Luxembourg	TD	Chad
CZ	Czech Republic	MC	Monaco	TG	Togo
DE	Germany	MG	Madagascar	UA	Ukraine
DK	Denmark	ML	Mali	US	United States of America
ES	Spain	MN	Mongolia	VN	Viet Nam
FI	Finland				

LASER GENERATED I.C. MASK

BACKGROUND OF THE INVENTION

This invention relates to an improved method of using a laser to generate optical masks for use in patterning layers on semiconductor elements.

Various techniques for generating optical masks have been developed wherein, for example, an electron beam "writes" a pattern in photoresist on a glass or quartz mask blank. An older technology exposes photoresist on a mask blank by flashing focused light through a properly chosen aperture. Some of these prior mask generating techniques have also included the use of laser beams. In all of these older techniques a photoresist is used for the optically active material. Photoresists have limitations that make it difficult to make the high-precision masks that are required for integrated circuit and semiconductor device manufacture. Among these limitations are the difficulty of spin coating the glass or quartz substrate to obtain a uniform coating, the pre-exposure oven bake, the wet development of the exposed photoresist, the post development oven bake, adhesion problems at any step within the process, and the sensitivity of the resist to alpha and gamma particles. All of these process steps are prone to introduce defects in the final optical mask that will reduce the device yield.

Accordingly, there is a need in the art for an improved method of patterning semiconductor masks. It is desirable that such a method be

capable of being performed quickly and capable of economically producing high quality masks.

SHORT STATEMENT OF THE INVENTION

The present invention is an improved
5 method of producing optical masks for the
manufacture of semiconductor devices. In accordance
with the invention, a thin layer, for example, 2,000
angstroms of amorphous silicon is blanket deposited
over the surface area of a glass or quartz
10 substrate. A focused laser beam with sufficient
power having a wavelength of, for example, 5,145
angstroms, is directed onto the amorphous silicon
layer and traverses over the layer to form the
pattern required for that particular mask. The
15 laser beam heats the amorphous silicon in areas
where the pattern is to occur, thereby crystallizing
the silicon. Using conventional plasma etching or
reactive ion etching techniques, such as, a
conventional SF₆ plasma etch, the non-crystallized
20 amorphous silicon layer is etched away. The etching
process is sufficiently selective to remove the
amorphous silicon layer, yet leave the crystallized
silicon pattern on the glass or quartz substrate.

The patterned substrate can now be used as
25 a mask in a conventional optical aligner whether it
be a contact or projection aligner.

An advantage of the present invention is
the elimination of photoresist and its inherent
process problems and yield losses due to defects.

BRIEF DESCRIPTION OF THE DRAWINGS

Other improvements, advantages and features of the present invention will become more fully apparent from the following detailed description of the preferred embodiment, the
5 appended claims and the accompanying drawings in which:

FIGURE 1 illustrates a glass or quartz substrate coated with amorphous silicon;

10 FIGURE 2 illustrates the laser exposure step in the mask making process; and

FIGURE 3 illustrates the final masks after plasma processing to remove the uncrystallized amorphous silicon.

15 DESCRIPTION OF THE PREFERRED EMBODIMENT

Referring now to FIGURE 1 which, by way of example, illustrates the preferred embodiment of the present invention. It should be appreciated that the laser generated IC mask pattern may be utilized
20 in connection with any layer or mask pattern desired for fabricating the device being manufactured. Regardless of the mask pattern desired, the initial step is a deposition of a thin layer of amorphous silicon onto a glass or quartz substrate. The glass
25 or quartz substrate is used as a substrate for a thin, preferably 2,000 angstroms or less, layer of amorphous silicon. The substrate should be of the type similar to that used for conventional masks using photoresist having an optically flat surface
30 and with a low coefficient of thermal expansion.

Shown in FIGURE 1 is a glass substrate 10 having a 2,000 angstrom layer of amorphous silicon 12.

5 A focused laser beam 20, illustrated in FIGURE 2, having a wavelength of, for example, 5,145 angstroms, is emitted from a laser source 22. The laser beam 20 is focused through the substrate onto the amorphous silicon. The laser beam traverses the substrate in the pattern desired. The beam 20 heats the amorphous silicon layer 12 causing the amorphous silicon to be crystallized. Because no deposition has taken place during this pattern formation step, there is no gas dynamic or chemical reaction time limitations. The write time limitation on the rate of formation of the pattern is heat limited by the time needed to crystallize the amorphous silicon.

10 In a subsequent processing step, as illustrated in FIGURE 3, a blanket etching by a dry etch technique removes the amorphous silicon, but not the pattern of crystallized silicon 14 formed by the traversal of the laser beam over the substrate. Using SF₆ as a plasma etch gas, the amorphous silicon is removed leaving only the crystallized silicon pattern. The etching characteristics of crystallized silicon is different from that of amorphous silicon causing a differential rate of etching which is sufficient to leave a pattern of crystallized silicon, whereas the amorphous silicon is completely removed.

25 An advantage of the present invention is that there is no lateral growth of the crystallized pattern region as the laser beam heats amorphous silicon. It provides for a pattern having very accurate dimensions. The width of the pattern can

be accurately controlled over a range of less than 1 micron to 50 microns or greater. For wider patterns, several scans of the laser beam may be required.

5 Another advantage of the present invention is that the number of steps in producing a mask is significantly reduced. Just as there is chromium or similar material first deposited onto the substrate in the conventional mask making process, there is in
10 the present invention the deposition step of depositing the amorphous silicon layer. Also, there is the exposure step in both conventional mask making and in the present invention. In
15 conventional mask making this exposure step may be with an electron beam, with focused light through a suitable aperture, or with a laser beam. In the present invention, the exposure step is with a laser beam. There is an etching step in both conventional
20 processing and in the present invention. This etching step is usually by dry etching techniques in conventional mask making as it is in the present invention.

However, in the present invention many steps are eliminated. The steps that are eliminated
25 include the photoresist spin coating step, the pre-exposure oven bake step, the wet development of the photoresist step, the post development oven hard bake step, and the photoresist removal step. The elimination of these many photoresist steps is the
30 reason the present invention offers a significant improvement in mask making yield and, therefore, in manufactured device yield.

Shown in FIGURE 3 is the completed optical mask after plasma etching. The mask as shown is ready for use in a contact aligner, a stepper, or a projection aligner. It should be appreciated that as used herein, the term optical mask includes photomasks, electron beam masks and X-ray masks.

While the preferred embodiment has been disclosed in connection with the preferred embodiment thereof, it should be appreciated that other embodiments may be utilized in keeping with the spirit and scope of the present invention as defined by the appended claims.

CLAIMS:

1. A method of making a mask comprising the steps of:

5 depositing a catalytic layer on a transparent substrate;
activating selected regions of said catalytic layer to form a pattern of activated regions; and
10 etching the areas of said catalytic layer not activated to form a patterned substrate.

2. The method of claim 1 wherein said catalytic layer is amorphous silicon.

3. The method of claim 2 wherein said amorphous silicon is less than about 2,000 angstroms
15 thick.

4. The method of claim 2 wherein said directing step comprises the step of selectively heating regions of said amorphous silicon layer to form a pattern of crystallized silicon.

20 5. The method of claim 4 wherein said heating step comprises the step of traversing a focused laser beam over the surface of said amorphous silicon to form a pattern of n-crystallized silicon.

25 6. The method of claim 5 wherein the n-crystallized silicon is etched in a plasma process.

7. Method of claim 5 wherein said amorphous silicon is crystallized when traversed by said laser beam by heating same to between 400 to 500°C.

5 8. A method of improving making masks comprising the steps of:

 depositing a layer of material which changes state when activated on a transparent substrate;

10 removing areas of said layer which are not activated to form a patterned substrate; and
 using the patterned substrate as a mask in a process for exposing a photoresist on semiconductor elements.

15 9. A method of improving making masks for manufacturing integrated circuits comprising the steps of:

 depositing an amorphous silicon layer on a transparent substrate;

20 directing an output of a laser beam through said transparent substrate, to selected regions of said amorphous silicon layer to crystallize said selected regions and to form a pattern of crystallized regions;

25 etching areas of said amorphous silicon layer not crystallized to form a patterned transparent substrate; and using the patterned transparent substrate as a mask in a process for exposing photoresist on semiconductor elements.

10. The method of claim 9 wherein said amorphous silicon layer is less than or about 2,000 angstroms in thickness.

11. A method of improving making masks for manufacturing integrated circuits comprising the steps of:

depositing an amorphous silicon layer on a transparent substrate;

directing an output of a laser beam through said transparent substrate, to selectively heat regions of said amorphous silicon to form a pattern of crystallized silicon;

etching areas of said amorphous silicon layer not crystallized to form a patterned transparent substrate; and

using the patterned transparent substrate as a mask in a process for exposing photoresist on semiconductor elements.

12. The method of claim 11 wherein said heating step comprises the step of traversing a focused laser beam over the surface of said amorphous silicon to form a pattern of crystallized silicon.

13. The method of claim 12 wherein said focused laser beam has a wavelength of about 5,145 angstroms.

14. The method of claim 11 wherein the n-crystallized silicon is etched in a plasma process.

10

15. The method of claim 14 wherein the plasma etchant gas is a halogenated gas.

16. The method of claim 14 wherein the plasma etchant gas is sulfur hexafluoride.

5 17. The method of claim 11 wherein said amorphous silicon layer is less than about 2,000 angstroms and wherein said amorphous silicon layer is crystallized by being heated to a temperature of between 400 and 500°C during said heating step.

1 / 1

FIG. 1




FIG. 2





FIG. 3



INTERNATIONAL SEARCH REPORT

International application No.
PCT/US92/01337**A. CLASSIFICATION OF SUBJECT MATTER**

IPC(5) :H01L 21/268

US CL :156/643, 657; 219/121.68, 121.69

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 156/655; 264/1.4

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

Please See Extra Sheet.

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US, A, 4,450,041 (Aklufi) 22 May 1984, See entire document.	1-17
Y	US, A, 4,113,486 (Sato) 12 September 1978, See entire document.	1-17
Y	US, A, 4,830,978 (Teng) 16 May 1989, See column 7, lines 54-57; column 9, lines 1-4.	6, 14-16
Y	US, A, 3,924,093 (Feldman et al) 02 December 1975, See entire document.	1-17
Y	US, A, 3,889,272 (Lou et al) 10 June 1975, See column 3, lines 37-60; figure 2B.	1-17

☐ Further documents are listed in the continuation of Box C. ☐ See patent family annex.

* Special categories of cited documents:	*T	later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
A document defining the general state of the art which is not considered to be part of particular relevance	*X*	document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
E earlier document published on or after the international filing date	*Y*	document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
L document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	*Z*	document member of the same patent family
O document referring to an oral disclosure, use, exhibition or other means		
P document published prior to the international filing date but later than the priority date claimed		

Date of the actual completion of the international search

25 AUGUST 1992

Date of mailing of the international search report

Name and mailing address of the ISA/
Commissioner of Patents and Trademarks
Box PCT
Washington, D.C. 20231

Authorized officer

TODD J. BURNS

Facsimile No. NOT APPLICABLE

Telephone No. (703) 308-0651

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US92/01337

B. FIELDS SEARCHED

Electronic data bases consulted (Name of data base and where practicable terms used):

USPAT, JPOABS

Laser # (p) activate ###

Crystal #### and (Plasma) (W) Etch or Dry (W) Etch)

Pattern ###

Heat ###

Reactive (W) ion (W) etch ###

Rie

Semiconductor (p) mash ###

Activat ###

Sulfur (W) hexafluoride

Amorphous

Laser (P) generat ###

Crystal #### and etch ###

Different ##### (A) etch ###

Exposure

Resist or Photoresist

Semiconductor or Integrated (W) circuit

Optical

UV or Ultraviolet